

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/646,657 08/21/2003		08/21/2003	Naresh Maheshwari	2986P042 9938	
8791	7590	07/11/2005		EXAMINER	
BLAKELY S	SOKOL	OFF TAYLOR &	TAT, BINH C		
12400 WILSH	IIRE BO	ULEVARD			
SEVENTH FL	OOR		ART UNIT	PAPER NUMBER	
LOS ANGELES, CA 90025-1030				2825	

DATE MAILED: 07/11/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

. •					
	Application No.	Applicant(s)			
Office Action Summany	10/646,657	MAHESHWARI ET AL.			
Office Action Summary	Examiner .	Art Unit			
	Binh C. Tat	2825			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
Status					
1) Responsive to communication(s) filed on 21 Au	ugust 2003.				
2a) ☐ This action is FINAL . 2b) ☒ This	action is non-final.				
3) Since this application is in condition for allowar closed in accordance with the practice under E					
Disposition of Claims					
4) ☐ Claim(s) 1-48 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-48 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	vn from consideration.	· .			
Application Papers					
9)☐ The specification is objected to by the Examine 10)☒ The drawing(s) filed on 21 August 2003 is/are: Applicant may not request that any objection to the o Replacement drawing sheet(s) including the correction 11)☐ The oath or declaration is objected to by the Ex	a)⊠ accepted or b)□ objected the distribution of accepted or b)□ objected the drawing(s) is object in the drawing(s) is object.	e 37 CFR 1.85(a). lected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119		•			
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list 	s have been received. s have been received in Applicati ity documents have been receive ı (PCT Rule 17.2(a)).	on No ed in this National Stage			
Attachment(s)					
1) Motice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	. 4) 🔲 Interview Summary Paper No(s)/Mail Da				
2) ☐ Notice of Draitsperson's Patent Drawing Review (PTO-946) 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 11/24/03.		atent Application (PTO-152)			

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04)

Art Unit: 2825

DETAILED ACTION

1. This office action is in response to application 10/646657 file on 08/21/03.

Claim 1-16 remain pending in the application.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-48 are rejected under 35 U.S.C. 102(e) as being anticipated by Takenaka et al. (US Patent 6668364).
- 3. As to claims 1, 17, and 33, Takenaka teaches a method to design a circuit, the method comprising: determining first statistical circuit activity data at a plurality of nodes of a first design of the circuit (see fig 9a-9e col 10 lines 6 to col 11 lines 10, Especially fig 9e and col 10 lines 63 to col 11 lines 10); transforming a first portion of the first design to generate a second portion of a second design of the circuit (see fig 9a-9e and fig10a-e col 10 lines 6 to col 12 lines 48, Especially fig 9f and col 10 lines 63 to col 11 lines 18); selectively determining at least one node in the second portion of the second design (see fig 9a-9e fig10a-e col 10 lines 6 to col 12 lines 48 Especially fig 9f and col 10 lines 63 to col 11 lines 18), and determining second statistical circuit activity data for the at least one node in the second portion of the second design from the first statistical circuit activity data (see fig 9a-9e fig10a-e col 10 lines 6 to col 12 lines 48, Especially fig 9f and fig 9f and col 10 lines 63 to col 11 lines 18).

- 4. As to claims 2, 18, and 34, Takenaka teaches wherein the first portion of the first design includes at least one of the plurality of the nodes of the first design (see fig 9a-9e col 10 lines 6 to col 11 lines 10, Especially fig 9e and col 10 lines 63 to col 11 lines 10).
- As to claims 3, 19, and 35, Takenaka teaches wherein the second statistical circuit activity data comprises: a) probability information of state transition at a node (see fig 9f col 10 lines 68 to col 11 lines 18); b) probability information of the node being at a state (see fig 9f col 10 lines 68 to col 11 lines 18); and c) probability information of a group of nodes being at a state (see fig 9f col 10 lines 68 to col 11 lines 18).
- As to claims 4, 20, and 36, Takenaka teaches wherein a subset of nodes of the plurality of nodes of the first design remain unchanged in the second design after the first portion of the first design is transformed (see fig 9a-9e and fig10a-e col 10 lines 6 to col 12 lines 48, Especially fig 9f and col 10 lines 63 to col 11 lines 18); and, a portion of the first statistical circuit activity data is maintained for the subset of nodes in the second design (see fig 9a-9e and fig10a-e col 10 lines 6 to col 12 lines 48, Especially fig 9f and col 10 lines 63 to col 11 lines 18).
- As to claims 5, 21, and 37, Takenaka teaches further comprising: transforming a third portion of the second design to generate a fourth portion of a third design of the circuit (see fig 9a-9e col 10 lines 6 to col 11 lines 10, Especially fig 9e and col 10 lines 63 to col 11 lines 10); selectively determining at least one node in the fourth portion of the third design (see fig 9a-9e and fig10a-e col 10 lines 6 to col 12 lines 48, Especially fig 9f and col 10 lines 63 to col 11 lines 18); and determining third statistical circuit activity data for the at least one node in the fourth portion of the third desir from a portion of: a) the first statistical circuit activity data (see fig 9a-9e and fig10a-e col 10 lines 6 to col 12 lines 48, Especially fig 9f and col 10 lines 63 to col 11

Art Unit: 2825

lines 18); and b) the second statistical circuit activity data (see fig 9a-9e and fig10a-e col 10 lines 6 to col 12 lines 48, Especially fig 9f and col 10 lines 63 to col 11 lines 18).

- 8. As to claims 6, 22, and 38, Takenaka teaches wherein one or more signals at the at least one node in the second portion of the second design drive the third portion of the second design (see fig 9f col 10 lines 68 to col 11 lines 18).
- 9. As to claims 7, 23, and 39, Takenaka teaches wherein the second statistical circuit activity data is determined from a formal Boolean analysis (see fig 9f col 10 lines 68 to col 11 lines 18 and background).
- 10. As to claims 8, 24, and 40, Takenaka teaches wherein the first design is one of: a) a register transfer level (RTL) design, and b) a behavioral level design (see fig9a-9f and fig 10a-e and col 11 lines 20 to col 12 line 47); and, the first portion of the first design is transformed to generate a gate level design (see fig 9a-9e and fig10a-e col 10 lines 6 to col 12 lines 48).
- 11. As to claims 9, 25, and 41, Takenaka teaches further comprising: selectively determining the plurality of nodes of the first design (see fig 9a-9e col 10 lines 6 to col 11 lines 10, Especially fig 9e and col 10 lines 63 to col 11 lines 10).
- 12. As to claims 10, 26, and 42, Takenaka teaches wherein the first statistical circuit activity data is obtained from a statistical analysis based on the first design (see fig 9a-9e col 10 lines 6 to col 11 lines 10, Especially fig 9e and col 10 lines 63 to col 11 lines 10).
- As to claims 11, 27, and 43, Takenaka teaches wherein the statistical analysis comprises one of: a) a simulation based on a set of test vectors (see fig 9a-9e fig10a-e col 10 lines 6 to col 12 lines 48, Especially fig 9f and fig 9f and col 10 lines 63 to col 11 lines 18); b) a simulation based on random input (see fig 9a-9e fig10a-e col 10 lines 6 to col 12 lines 48, Especially fig 9f

Art Unit: 2825

and fig 9f and col 10 lines 63 to col 11 lines 18), c) a formal analysis based on a specification of statistical input data (see fig 9a-9e fig10a-e col 10 lines 6 to col 12 lines 48, Especially fig 9f and fig 9f and col 10 lines 63 to col 11 lines 18).

- 14. As to claims 12, 28, and 44, Takenaka teaches wherein the plurality of nodes comprise at least one of: a) a register (see fig 8-11 and background); b) a finite state machine (see fig 8-11 and background); c) a counter (see fig 8-11 and background); d) a random access memory (RAM) (see fig 8-11 and background); e) a set of registers with state constraints (see fig 8-11 and background); and f) a persistent node (see fig 8-11 and background).
- As to claims 13, 29, and 45, Takenaka teaches further comprising: determining state correlation information among the plurality of nodes of the first design (see fig 9a-9e fig10a-e col 10 lines 6 to col 12 lines 48, Especially fig 9f and fig 9f and col 10 lines 63 to col 11 lines 18); wherein the second statistical circuit activity data is further determined from the state correlation information (see fig 9a-9e fig10a-e col 10 lines 6 to col 12 lines 48, Especially fig 9f and fig 9f and col 10 lines 63 to col 11 lines 18).
- As to claims 14, 30, and 46, Takenaka teaches wherein said transforming comprises one of: a) replicating a register (see fig 8-11 and background); b) pushing a register through a logic element (see fig 8-11 and background); c) changing encoding of a finite state machine (see fig 8-11 and background); d) retiming (see fig 8-11 and background); and e) changing encoding of a group of nodes (see fig 8-11 and col 10 lines 4 to col13 lines 16).
- 17. As to claims 15, 31, and 47, Takenaka teaches wherein at least one node in the second portion of the second design comprises a register of the second portion of the second design (see

Art Unit: 2825

Page 6

fig 9a-9e fig10a-e col 10 lines 6 to col 12 lines 48, Especially fig 9f and fig 9f and col 10 lines 63

to col 11 lines 18).

As to claims 16, 32, and 48, Takenaka teaches further comprising: determining state *18.*

correlation information among the at least one node in the second portion of the second design

and a subset of nodes of the plurality of nodes of the first design that remain unchanged in the

second design after the first portion of the first design is transformed (see fig 9a-9e fig10a-e col

10 lines 6 to col 12 lines 48, Especially fig 9f and fig 9f and col 10 lines 63 to col 11 lines 18).

Conclusion

19. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Binh C. Tat whose telephone number is (571) 272-1908. The

examiner can normally be reached on 7:30 - 4:00 (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Mathew Smith can be reached on (571) 272-1907. The fax phone numbers for the

organization where this application or proceeding is assigned are (571) 273-1908 for regular

communications and (703) 305-3431 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is (703) 308-1782.

Binh Tat Art unit 2825

July 7, 2005

Muhudo THUAN DO Primary examiner. 07/08/2005